

LA-UR-14-23062

Approved for public release; distribution is unlimited.

Title: Preliminary K20 Test Results

Author(s): Quinn, Heather Marie
Monroe, Laura M.
Michalak, Sarah Ellen

Intended for: Report

Issued: 2014-05-01



Disclaimer:

Los Alamos National Laboratory, an affirmative action/equal opportunity employer, is operated by the Los Alamos National Security, LLC for the National Nuclear Security Administration of the U.S. Department of Energy under contract DE-AC52-06NA25396. By approving this article, the publisher recognizes that the U.S. Government retains nonexclusive, royalty-free license to publish or reproduce the published form of this contribution, or to allow others to do so, for U.S. Government purposes. Los Alamos National Laboratory requests that the publisher identify this article as work performed under the auspices of the U.S. Department of Energy. Los Alamos National Laboratory strongly supports academic freedom and a researcher's right to publish; as an institution, however, the Laboratory does not endorse the viewpoint of a publication or guarantee its technical correctness.

Preliminary K20 Test Results


**Heather Quinn, Laura Monroe,
Sarah Michalak**

K20 Tests

- The NVIDIA K20 was tested at the LANSCE ICE House in Sept 2014
- The tests focused on characterizing the different types of memories to get an understanding of the underlying neutron sensitivities of the component

Bit Cross Sections

Bit Cross Sections for L2 and Shared Memory




L2 memory sensitivities are lower than expected for some patterns. Indication that there is a preference for 0->1 transitions.


Shared memory sensitivities are different from the L2 memory. Indication that less of a difference between 0->1 transitions and 1->0 transitions.

Only one failure on adding for all adding tests. Failure could have been from a transient or a bitflip in the register space.

Device Cross Sections: Bit Cross Sections Translated to Full Devices




Projected Error Rates



Thread synchronization failures due to radiation are possible, as well as crashing (SEFIs). Both have much lower error rates than just raw bitflips.

Possibly bitflips are only observable in very large clusters. Despite the large amount of memory on these components, the low neutron sensitivity is helping.

Categorization of Single-Event Upsets by Size




Most of the events are “single” type of events – either only one bit or one bit in one word are affected.

No real pattern dependence in MCUs. Most MCUs are not MBUs, which means that ECC should work in many cases.

Affected Bits and Words in Single-Event Upsets

Histogram of Number of Affected Words and Bits by Percentage



Most MCUs affect 1-4 words. Indication of by-4 interleaving?

Most MBUs affect a widely varying number of bits. Likely suspect are the 1->0 transitions.